Semiconductor Packaging Assembly Technology

ثبت نشده
چکیده

This chapter describes the fundamentals of the processes used by National Semiconductor to assemble IC devices in electronic packages. Electronic packaging provides the interconnection from the IC to the printed circuit board (PCB). Another function is to provide the desired mechanical and environmental protection to ensure reliability and performance. Three fundamental assembly flow processes (Table 1) are covered in this chapter: 1) plastic leadframe-based packages, 2) plastic ball grid array (PBGA), and 3) hermetic packages.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

TSV MEOL (Mid-End-Of-Line) and its Assembly/Packaging Technology for 3D/2.5D Solutions

Increasing demand for new and more advanced electronic products with a smaller form factor, superior functionality and performance with a lower overall cost has driven semiconductor industry to develop more innovative and emerging advanced packaging technologies. One of the hottest topics in the semiconductor industry today is a 3D packaging using Through Silicon Via (TSV) technology. Driven by...

متن کامل

Wafer-Level Assembly of Heterogeneous Technologies

A technology platform demonstrating wafer-level assembly of heterogeneous technologies based upon vertical wafer stacking is described. This platform offers the potential for low-cost assembly of various compound semiconductor circuits with silicon ICs for wide bandwidth optoelectronic and spaceconservative packaging applications. Process development results obtained to date are presented, and ...

متن کامل

2.5D and 3D Semiconductor Package Technology: Evolution and Innovation

The electronics industry is experiencing a renaissance in semiconductor package technology. A growing number of innovative 3D package assembly methodologies have evolved to enable the electronics industry to maximize their products functionality. By integrating multiple die elements within a single package outline, product boards can be made significantly smaller than their forerunners and the ...

متن کامل

Thermally Induced Vibration, Circular Plates

1. Tummala RR (2001) Fundamentals of microsystems packaging. McGraw-Hill International Edition, New York 2. JEDEC (2002) Design standard: design requirements for outlines of solid state and related products; JEDEC Publication 95, Design Guide 4.14-1/D, Ball Grid Array Package, JEDEC Solid State Technology Association 3. Vujosevic M (2006) Warpage of flip chip packages. In: Proceedings of IMECE2...

متن کامل

Self-Packaging and Self-Mounting of Miniaturized Semiconductor Dies Across Length Scales and 3D Topologies

This proceeding reviews recent progress in fluidic surface-tension-directed self-assembly involving liquid solder which has been applied to the self-packaging and self-mounting of discrete inorganic semiconductor device components at different length scales producing electrically interconnected devices and systems. Results included flip chip self-assembly with unique angular orientation and con...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2000